#### EGR 270 Fundamentals of Computer Engineering Filename: Tutorial 1 - Aldec Active HDL and Xilinx Vivado

# <u>Tutorial 1: Combinational Logic Circuits using</u> <u>Aldec Active-HDL and Xilinx Vivado</u>

Aldec Active-HDL software can be used to generate and simulate designs using VHDL. Aldec is not targeted to any one specific manufacturer of programmable logic devices (PLDs) or Field Programmable Gate Arrays (FPGAs), but produces a vhd file that can be implemented (or "synthesized") into various devices using various synthesis tools. We will use Xilinx Vivado to synthesize our design into the Xilinx Artix-7 FPGA. This FPGA is conveniently mounted on an FPGA board called by BASYS3 by Digilent. The BASYS3 provides easy access to input and output pins; slide switches and pushbutton switches for inputs; LEDs and 7-segment displays for outputs; USB and video ports; and PMOD connectors for interfacing with other devices.

#### **Aldec Active-HDL** Define inputs and outputs Describe functional operation • Create testbench and test design Generate truth tables and waveforms Compile and produce vhd file vhd file (e.g., MyFile.vhd) Xilinx Vivado Specify FPGA Package (Xilinx bit file (e.g., MyFile.bit) or Artix-7, etc) bin file (e.g., MyFile.bin) Assign signals to pins Implement design **USB** cable • Generate reports Produce bitstream for FPGA (bit file or bin file) Program the FPGA DIGILENT

# **Digilent BASYS3 FPGA Board**

This tutorial will guide you through:

- Using Aldec Active-HDL software to:
  - Enter and compileVHDL code for a simple combinational logic circuit
  - Generate a testbench and simulate the design
  - Produce truth tables and waveforms verifying proper operation
- Using Xilinx Vivado software to:
  - Specify the type of FPGA to be programmed
  - Specify the source file (VHDL file just created using Aldec)
  - Create a configuration file that assigns input and output signals to FPGA pins
  - Implement the design
  - Create a bitstream using two methods:
    - Method A (Create a bit file to program the FPGA directly, but the design is lost when the BASYS3 is powered down.)
    - Method B (Create a bin file to program the onboard flash memory. The FPGA is reprogrammed every time the BASYS3 board is powered up.)
  - Program the FPGA
  - Generate reports
- Testing the design on the BASYS3 board.

<u>Warning</u>: Aldec and Xilinx can be particular about file names and folder names. Stick to using letters, numbers, and underscores! Avoid filenames such as \Lab 5\Lab#5.aws

#### 1. Creating a Project with Aldec Active-HDL

- Launch <u>Aldec Active-HDL</u>
- The screen below should appear. Select <u>Next</u>.

License Configuration		x
	Select one of the Active-HDL product configurations and click [Next>].	
	EDU Mixed Design Entry (20 available)	-
	Reserve simulation features at startup	
	Simulation features	
	For more details click license information.	
23 20		
	< <u>B</u> ack Next> Canc	el

• Select Create new workspace as shown below and then select OK.

Active-HDL 10.2 (design not loaded)	
Eile Edit Search View Workspace Design Simulation Iools Window Help	⇔ ×
Image: Solution provide and the second s	
<pre>     * # Welcome to Active-HDL     * # This message was printed from macro file C:\Aldec\Active-HDL-10.2\Script\startup.do     * # Warning: Your license will expire on Thu Sep 01 00:59:59 2016     *     *     *     *     *     *     Console / </pre>	

• Enter a name for the workspace (**Ex1** was entered below), change the location of the workspace folder (or use the default as below), and select **OK**. Note that the name for the project workspace, VHDL entity (to be entered later), and architecture (to be entered later) should be the same. *Use letters, numbers and underscores only for filenames.* 

New Workspace	×
	Specify basic information about the new workspace.
	Type the workspace name:
Stanna -	Ex1
A manut	Select the location of the workspace folder:
1 72.00	c:\my_designs\
- Fred	<u>B</u> rowse
JAmes JAmes James	Add New Design to Workspace
	OK Cancel

• Select Create an Empty Design with Design Flow as shown below and select Next.



• The next window that appears shows information about synthesis tools and implementation tools that might be configured to launch automatically from Aldec Active-HDL. Synthesis tools can also be launched separately rather than integrating them into Aldec. We will launch Xilinx Vivado separately, so you can ignore most settings shown. Select <u>VHDL</u> for the Default HDL Language and then select <u>Next</u>.

Spec	cify additional information about the new design
	C-Synthesis tool:
	<none></none>
	Synthesis tool:
	<none></none>
	Physical Synthesis tool:
	<none></none>
	Implementation tool:
	<none></none>
	Default Family:
	Elow Cattings
	How Settings
	Default HDL Language: VHDL
	< Back Next > Cancel

• Enter the design name. Note that it should match the workspace name used earlier (Ex1 for this example). Enter the name and select <u>Next</u>. Select <u>Finish</u> on the final screen shown below.

New Design Wizard	New Design Wizard
Specify basic information about the new design.         Type the design name:         Ex1         Select the location of the design folder:         c:\My_Designs\Ex1         Do not create design directory         The name of the default working library of the design:         Ex1         The name specified here will be used as the file name for the library files and as the logical name of the library. You can change the logical name inter on.	The new design will have the following specifications:
Design file path:	Design file path:
c:\My_Designs\Ex1\Ex1\adf	c:\My_Designs\Ex1\Ex1.adf
< <u>B</u> ack <u>N</u> ext > Cancel	Compile source files after creation           < Back

#### 2. Adding VHDL code to your design

- Before adding VHDL code to the design, recall that VHDL designs typically have three parts:
  - Entity basically defines the inputs and outputs to a black box
  - <u>Architecture</u> defines the function of the black box
  - <u>**Testbench**</u> defines stimulus signals as inputs to the design and allows us to observe the outputs (typically in the form of truth tables or timing diagrams).

- Stimulation of the second seco
- The diagram below illustrates the relationship between the entity, architecture, and testbench.

- The Design Flow Manager screen should appear next.
- The Design Browser should appear on the left of the screen. If it does not appear, it can be toggled on and off using Alt + 1.
- Double-click on <u>Add New File</u> under the Design Browser and the Add New File window should appear.
- Note that there are several types of files that can be specified (VHDL Source Code, Block Diagram, etc). Additionally, some wizards are available to allow for easier entry of design information.
- Select the <u>Wizards</u> tab under Add New File.



• After selecting the <u>Wizards</u> tab, select <u>VHDL Source Code</u> and then select <u>OK</u>.

Add New File				×
Empty Files Wizards				
		HDL - A B Market	HDL A for the	
VHDL Source Block Diagram Code	State Diagram	SystemC Source Code	Verilog Source Code	
			ОК	Cancel

The *VHDL Source File Wizard* is used to specify the inputs and outputs that will be used in the entity and architecture sections of the VHDL file to be created (Ex1.vhd). If the function to be implemented is  $F(A,B,C,D) = \Sigma(0,1,4,5,7,8,10,14) = A'C' + A'BD + ACD' + B'C'D'$ , then we will need 4 inputs (A, B, C, D) and one output (F).

- Select <u>Next</u> when the screen below on the left appears.
- Enter the source file name (Ex1) in the window shown below on the right and select Next.



- Select <u>New</u> in the window below on the left to add a new port. Name it <u>A</u> with direction <u>in</u>.
- Also add input ports B, C, and D and output port F as shown below and then select **<u>Finish</u>**.

New Source File Wizard - Ports	New Source File Wizard - Ports
A       To add a new port, click New.         A       To add a port, select it on the list. Then you can change its name, direction and type. To quickly change the index constraint of a port of a one-dimensional array type, use the Array Indexes box.         To remove a port, select it on the list, and then click Delete.         A         Ex1         Name:         A         C out         Out         New         Delete         Type	A       To add a new port, click New.         To edit a port, select it on the list. Then you can change its name, direction and type. To quickly change the index constraint of a port of a one-dimensional array type, use the Array Indexes box.         To remove a port, select it on the list, and then click         D         C         F         D         Ex1         New         Delete         New         Delete         Type
	The diagram should clearly illustrate your inputs and outputs.

• Note that a VHDL file (Ex1.vhd) has now been generated with a complete entity section and the shell of the architecture section. Only the architecture description (Boolean equation for F in this example) needs to be entered.



• The VHDL file is complete after entering the architecture description as shown below.



9

• Select the <u>**Compile**</u> button to compile the design. If there were any errors, correct them and recompile the design.



#### 3. Simulating VHDL Code

- We have already defined the *entity* and the *architecture* for the design. Now we need to define the *testbench* to simulate the design to see if it works correctly.
- Selecting the following option will make later printing of truth tables and waveforms easier. Select <u>Tools – Preferences</u> and the Preferences window below should appear as shown below. Select <u>Waveform Viewer/Editor</u> and change the default waveform viewer/editor to <u>Standard Waveform</u> Viewer/Editor and then select Apply and then OK.



• To generate a testbench for your design, go to the **<u>Tools</u>** menu and select **<u>Generate Testbench</u>** as shown below.



• Select the entity name and the architecture name in the window shown below on the left and then select <u>Next</u>. Also select <u>Next</u> in the window shown below on the right.

Select the design unit for which you want to generate a testbench. The wizard will generate appropriate source files and a macro file for the testbench.  Entity:	☐ [Test vectors from file] Select this check box if you want to use previously created test vectors saved in a waveform file.	
ex1 Architecture:	Select a test vector file:	
Testbench Type: Single Process WAVES Based	Signals found in file: UUT ports: A B C D	

• Select <u>Next</u> in the window below on the left and <u>Finish</u> in the window below on the right.

	Testbench Generator Wizard
Enter the testbench specification.	The wizard is ready to generate testbench files.
Type the name of the testbench entity:	The following files will be generated:
ex1_tb	⊢ Testbench file(s):
Type the name of the testbench architecture:	.\src\TestBench\ex1_TB.vhd
TB_ARCHITECTURE	
, -	
Type the name of the testbench source file:	
ex1_TB.vhd	
Browse	
	File with configuration for timing simulation:
Type the name of the folder for testbench files:	
Type the name of the folder for testbench files:	\src\TestBench\ex1_TB_tim_cfg.vhd
Type the name of the folder for testbench files: TestBench	\src\TestBench\ex1_TB_tim_cfg.vhd □ Generate
Type the name of the folder for testbench files: TestBench	\src\TestBench\ex1_TB_tim_cfg.vhd ☐ Generate
Type the name of the folder for testbench files: TestBench	
Type the name of the folder for testbench files: TestBench	
Type the name of the folder for testbench files: TestBench	
Type the name of the folder for testbench files: TestBench	
Type the name of the folder for testbench files: TestBench	
Type the name of the folder for testbench files: TestBench	
Type the name of the folder for testbench files: TestBench	
Type the name of the folder for testbench files: TestBench	.\src\TestBench\ex1_TB_tim_cfg.vhd Generate Simulation macro (DO file): .\src\TestBench\ex1_TB_runtest.do

• Change the Design Browser so that ex1 (ex1) is displayed and expand the TestBench folder (click on the + symbol) in the Design Browser as illustrated below.

Active-HDL 10.2 (Ex1 ,Ex1) - g:/Ex1/Ex1/src/Ex1.vhd (/Ex1)						
<u>File Edit Search V</u> iew W <u>o</u> rksp	bace <u>D</u> e	sign <u>S</u> imulation	<u>T</u> ools <u>W</u> indow <u>H</u> elp			
🛛 🗗 🗲 🔚 🛛 💥 📖 🔳 📭	Ş 🧕 )	o 🛗 🍃 🔍 🞁	🔽 🖓 🛅 🐂 🕺 🔓 🚸			
Design Browser 🔷 🗙			e)# #(e) 🕴 📑 📑 🍓 📣 ¶ 🖻 🖿			
ex1 (ex1)	X E	1 🖻 🗠 🖓	M			
O Unsorted	1					
Workspace 'Ex1': 1 de	2	 Title	• Ev1			
⊡® Ex1	4	Design	: Ex1			
-🕂 Add New File	5	Author	: TCC User			
1 🕀 🗐 ? Ex1.vhd	6	Company	: Tidewater Community			
	7					
2 - 2 ? ex1_TB.vhd	8					
ex1_TB_runtest.c	10	File	: c:\My Designs\Ex1\Ex			
Add New Library	11	Generated	: Wed Mar 16 14:03:49			
+	12	From	: interface descriptio			
	13	Bv	: Itf2Vhdl ver. 1.22			

• Double-click on the file ex1\_TB.vhd (or yourdesignname\_TB.vhd) to open the file and scroll down to the comment "- - Add your stimulus here ..."

Active-HDL 10.2 (Ex1 ,Ex1) - g:/E	1/Ex1/src/TestBench/ex1_TB.vhd	
<u>F</u> ile <u>E</u> dit Sea <u>r</u> ch <u>V</u> iew W <u>o</u> rk	pace <u>D</u> esign <u>S</u> imulation <u>T</u> ools <u>W</u> indow <u>H</u> elp	
🗗 🕶 🖬 👷 📖 📠	V 😓 🗢 😓 📜 🖬 🛂 V 🛅 🙀 🖉	► ►
Design Browser	」 律 律 慶 崔 襄 🐺 🤐 🗮 💷 📮 🐁 📣 ¶ 🗈 🌫	
🖬 ext (ext) 💌		<b>R R</b>
O Unsorted	32 Unit Under Test port map	
Workspace 'Ex1': 1 de	33 UUT: ex1	
	34 port map (	
	$A \Rightarrow A$	
Add New File	$B \Rightarrow B,$	
1 🕀 🖆 ? Ex1.vhd	$C \Rightarrow C,$	
🛛 🔤 🔁 TestBench	D = D,	
2 ex1_TB.vhd		
ex1 TB runtest (	41	
	42 Add your stimulus here	Scroll down
Add New Library		to here.
🗄 🚺 exl library	44 end TB ARCHITECTURE;	
	45	
	46 configuration TESTBENCH_FOR_ex1 of ex1 th	b is
	47 for TB_ARCHITECTURE	
	48 for UUT : ex1	
	49 use entity work.ex1(ex1);	
	50 end for;	
	51 end for;	
	52 end TESTBENCH_FOR_ex1;	
	53	

• Now we would like to generate a stimulus that will determine the output for all 16 possible input combinations of the four inputs (A,B,C, D). This can be done by generating waveforms as shown below.



• In order to use such waveforms in a computer simulation, each waveform must change at specific times. The exact amount of time for each count is somewhat arbitrary. Suppose that we select a time of 10 ns for each count. The waveforms can now be defined in terms of time as shown below.



• Enter commands to describe the waveforms above into the file **ex1\_TB.vhd** (or **yourdesignname\_TB.vhd**) in the section by the comment "- - Add your stimulus here ..."

Active-HDL 10.2 (Ex1 ,Ex1) - g:/Ex	x1/Ex1/src/TestBench/ex1_TB.vhd *	
<u>File Edit Search View Works</u>	;pace <u>D</u> esign <u>S</u> imulation <u>T</u> ools <u>W</u> indow <u>H</u> elp	•
🗗 ▼ 🚔 🖶 🐹 📖 📭	😻 🛄 🔎 🔛 🌮 👞 🏙 🚏 🖓 🛅 🙀 🕺 🖫 🗇 🆃 🏷 📔 ト ト 🕨 100 ns 🗄 🕂 🔳 🔺 🕨	⊊≡ ⊊≡ ≫
Design Browser 🔷 🔺		
🖣 ex1 (ex1) 💌	J & Ba 🖻 🛩 😪 🛤 💽 🔽 🕺 👬 👬 💕 🍩 🕪 🔍 🔍 🦽 🦘	% 🕺 📃
O Unsorted	40 );	
Workspace 'Ex1': 1 de		
🗆 🛱 Ex1	43 D<= '0','1' after 10ns, '0' after 20ns, '1' after 30ns, '0' after	40ns.
- 🕉 Add New File	44 '1' after 50ns, '0' after 60ns, '1' after 70ns, '0' after 80n	15,
1 🕀 🗐 ? Ex1.vhd	45 '1' after 90ns, '0' after 100ns, '1' after 110ns, '0' after 3	20 <b>ns,</b>
- TestBench	46 '1' after 130ns, '0' after 140ns, '1' after 150ns, '0' after	160 <b>ns;</b>
2 - 2 ex1_TB.vhd	47         C<= '0','1' after 20ns, '0' after 40ns, '1' after 60ns, '0' after 80n           48         '1' after 100ng, '0' after 120ng, '1' after 140ng, '0' after	15, 160ne:
ex1_TB_runtest.c	49 B<= '0','1' after 40ns, '0' after 80ns, '1' after 120ns, '0' after 1'	50ns;
Add New Library	50 A<= '0', '1' after 80ns, '0' after 160ns;	÷
⊕∰ ex1 library	51 52 end TB_ARCHITECTURE;	

• <u>Compile</u> your design again. Correct any errors that occur in the VHDL code.



• Next we will generate a truth table to see if the design output is correct. Click on the <u>New List</u> button to create a new list (or truth table) based on the results observed from the simulation.



- The truth table can now be displayed as follows:
  - Click on the <u>Structure tab</u> in the <u>Design Browser</u> see left window below.
  - Click on the <u>arrow</u> at the top of the browser and select **ex1\_tb(tb\_architecture)** from the pull down list see center window below.
  - **Expand** ex1\_tb(tb\_architecture) and all of the input and output signals should now appear in the Browser window see right window below.



• Click on any signal in the browser (A, B, C, D, or F) and press Ctrl + A to select all of the signals. Next drag the signals to any location in the right window (List File).



- If the signals are not in the desired order, rearrange (drag) the signals into the desired order (MSB to LSB for example) as shown below.
- Change the time for the simulation to <u>200ns</u> (since we defined our inputs from 0 to 160ns) as shown below.
- Click the **<u>Run</u>** button to run the simulation as shown below and then click <u>**OK**</u>.



• Note that some of the time increments occur more than once. Right click on any time value and select <u>Collapse Deltas</u> to remove the redundant time values.

n <u>S</u> imulation	<u>L</u> ist <u>T</u> oo	ls <u>W</u> indow <u>H</u>	elp	n Simulation	List Too	ls Window H	elp			
💥 🍃 🔍 🞁	<b>V</b> 🖗 🗓	🐂 🕺 🖳	I C C C C	C++			പകച	N. N. 200 -		
መ ሐ 🖬				DBG 😓 🔍 🛄	IR A 🛙	• • • • • • • • • • • • • • • • • • •	~ @ @  ] •	200 n	s 💽 📢 💻 🗏	. I⊳   *= <b>Ļ</b> ≡ Ģ
Time	Delta	<sup>™</sup> /ex1_tb/A	<sup>™</sup> /ex1_tb/ł	🗤 🔬 📢						
0.000	0	U	U	Time	Delta	<sup>™</sup> /ex1 tb/A	<sup>™</sup> /ex1 tb/B	<sup>™</sup> /ex1_tb/C	<sup>™</sup> /ex1 tb/D	<sup>#</sup> /ex1 tb/F
0.000	1	0	0	0.000	2	0	0	0	0	1
0.000	2	0	0	10.000		0	0	0		-
10.000 ns	0	0	0	10.000 ns	U	U	U	U	1	1
20.000 ns	0	0	0	20.000 ns	1	0	0	1	0	0
20.000 ns	1	U	U	30.000 ns	0	0	0	1	1	0
30.000 ns	0	U	1	40.000 ns	1	0	1	0	0	1
40.000 ris	1	0	1	50.000 ns	0	0	1	0	1	1
40.000 ms	0	0	1	60.000 ps	-		1	1	N	N
60.000 ns	0	0	1	70.000 ms	' 	0	-	•		
60.000 ns			•	70.000 hs	-	U	-	-	-	-
70.000 ns	MI Ad	d Signals		80.000 ns	U	1	U	U	U	1
70.000 ns		nove Signals	It+ Enter	90.000 ns	1	1	0	0	1	0
80.000 ns	E Pro	percie <u>s</u> P	AIL+ EIILEI	100.000 ns	1	1	0	1	0	1
90.000 ns		lapse <u>D</u> eltas		110.000 ns	1	1	0	1	1	0
90.000 ns	•• <u>G</u> o	to		120.000 ns	0	1	1	0	0	0
100.000 ns	E Co	ру	Ctrl+C	130.000 pc		1	- 1	- 0	-	
100.000 ns	R Pas	te	Ctrl+V	140.000 HS		-	-	- -		
110.000 ns	Sele	ect <u>A</u> ll	Ctrl+A	140.000 ns		I	1	I	U	-
110.000 ns				150.000 ns	1	1	1	1	1	0
120.000 hs	0	1		160.000 ns	1	0	0	0	0	1

- Check the truth table. Recall that the output was defined as  $F(A,B,C,D) = \Sigma(0,1,4,5,7,8,10,14)$  for this example. Note that the truth table above is correct.
- Save the truth table by selecting <u>File Save As Truth Table.lst</u>
- Printing. You can print the truth table, VHDL code, or testbench code by selecting the appropriate tab and using <u>File Print</u>.

ex1_tb (tb_architecture)	Time	Delta	<sup>₩</sup> /ex1_tb/A	<sup>₩</sup> /ex1_tb/B	<sup>₩</sup> /ex1_tb/C	<sup>₩</sup> /ex1_tb/D	<sup>₩</sup> /ex1_tb/F
Hierarchy	0.000	2	0	0	0	0	1
E-1 ex1_tb (TB_ARCHITECTURE)	10.000 ns	0	0	0	0	1	1
+-1: UUT : Ex1 (ex1)	20.000 ns	1	0	0	1	0	0
— 🗩 line_43	30.000 ns	0	0	0	1	1	0
— 🔁 line_47	40.000 ns	1	0	1	0	0	1
— 🗩 line_49	50.000 ns	0	0	1	0	1	1
line50	60.000 ns	1	0	1	1	0	0
P std.standard	70.000 ns	1	0	1	1	1	1
Std.TEXTIO	80.000 ns	0	1	0	0	0	1
	90.000 ns	1	1	0	0	1	0
	100.000 ns	1	1	0	1	0	1
	110.000 ns	1	1	0	1	1	0
<b></b>	120.000 ns	0	1	1	0	0	0
Name Value	130.000 ns	0	1	1	0	1	0
лг Д 0	140.000 ns	1	1	1	1	0	1
Jur B 0	150.000 ns	1	1	1	1	1	0
лгС 0	160.000 ns	1	0	0	0	0	1
nr D 0							
#F 1							
· · · · · · · · · · · · · · · · · · ·			4				
📄 Files / 💱 Structure / 🛅 Resou /	design	flow 🗐	ex1.vhd ⊾≣	ex1 tb.vhd	truthtable.lst		
	%				7		

Select the desired file to view or print.

#### **Generating Waveforms**

The results of the simulation can also be displayed using waveforms.

If you have already run a simulation to generate a truth table (list), select <u>Simulation – End Simulation</u> from the main menu.

• Select the <u>New Waveform</u> button as shown below.



• Drag the available signals (inputs and outputs) into the empty window on the right.



- If necessary, rearrange the waveforms (by dragging them) into the desired order.
- Select the <u>RUN</u> button to run the simulation. Use the <u>Q</u> <u>Q</u> symbols (Zoom In, Zoom Out, Zoom To Fit) to adjust the size of the waveform.

Name	Value	Sti	0 ps	ı .	2,0	•	ı.	. 4	ίΟ ·	- 1	60	•	÷	•	ល្	÷	100	÷	•	120	Т	•	140	•	ı.	+	ns
лг Д	0		L . P .	J																							
м В	0								$\int$																		
мC	0																	 									
мD	0								1																		
ъгF	1								<u> </u>							 L											
		·····									 					 	 	 			 						

- Save the waveform file by selecting <u>File Save As Waveform.awf</u>
- Printing. You can print the waveform, truth table, VHDL code, or testbench code by selecting the appropriate tab and using **<u>File Print</u>**. You will need to print all 4 of these files for your lab report.

#### **File Locations**

- Aldec Active-HDL will save your files by default in the C:\My\_Designs folder.
- It is recommended that you leave this as the default setting.
- When you have finished your work in lab, copy the folder for your design onto a personal memory storage device as illustrated below.
- If you return to lab another day to work on the project again, copy the folder from your personal storage device back into the C:\My\_Designs folder as illustrated below.



Drag design folder (Ex1 in this case) between C:\My\_Designs and your personal memory device. **Opening an existing design (workspace)** – Useful if you don't finish the lab and want to know how to re-open the design at a later date.

- Launch <u>Aldec Active-HDL</u>.
- Cancel the Getting Started window.
- Select <u>File Open</u> and locate your workspace file (**aws** extension) as shown below.



# Xilinx Vivado

Xilinx Vivado will be used to implement a VHDL design into an FPGA. The design just created using Aldec Active-HDL is specified in the file **Ex1.vhd**.



#### 1. Start Xilinx Vivado

- Launch Xilinx Vivado using the shortcut on the desktop
- <u>Select File Project New</u> or <u>Create Project</u> (or select <u>Create Project</u> under the <u>Quick Start</u>
  - window)



#### 2. Project Name

- **<u>Project Name</u>**: Enter a name
- **<u>Project Location</u>**: Enter a location
- <u>Create project subdirectory</u>: Check box
- Select <u>Next</u>

🝌 New Project				×
Project Name Enter a name for your project and specify a directory where the	e project data files will b	e stored.		A
Project name: Ex1-Xilinx Project location: C:/Users/Paul Gordy/Desktop/BASYS3 - V	/ivado/Ex1			8
Create project subdirectory Project will be created at: C:/Users/Paul Gordy/Desktop/BA	SYS3 - Vivado/Ex1/Ex1-X	Kilinx		
?	< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	Cancel

Recommendations:

- <u>File and folder names</u>: Use only letters, numbers and underscores
- <u>Project location</u>: Use the folder already containing the Aldec vhdl files (this keeps them together in the same location).

#### 3. Project Type

- Select **<u>RTL</u> Project**
- Select <u>Next</u>

international Action Ac	×
Project Type Specify the type of project to create.	4
<ul> <li><u>R</u>TL Project</li> <li>You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.</li> <li><u>D</u>o not specify sources at this time</li> </ul>	
<ul> <li>Post-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.</li> <li>Do not specify sources at this time</li> </ul>	
J/O Planning Project Do not specify design sources. You will be able to view part/package resources.	
<ul> <li>Imported Project</li> <li>Create a Vivado project from a Synplify, XST or ISE Project File.</li> </ul>	
Example Project Create a new Vivado project from a predefined template.	
	Cancel

**Note**: *RTL* stands for *Register Transfer Level* or *Register Transfer Logic*) and refers to describing a design in terms of signals transferred between registers (flip-flops) using HDL. It can include signal descriptions for both synchronous and combinational circuits.

An RTL description may be converted into a gate-level design during the implementation phase.

# 4. Add Sources

- <u>Add Files</u> Select Add Files and then browse to find the vhd file created using Aldec Active HDL. Ex1.vhd was added in this example.
- **<u>Target language</u>**: VHDL
- Select <u>Next</u>

🝌 New Project				×
Add Sources Specify HDL, netlist, Block Design, and IP f your project. You can also add and create s	iles, or directorie sources later.	s containing those files, to add	to your project. Create a new source file on disk and add it to	4
$ +_{j}  =  +  +  $				
Index Name	Library	HDL Source For	Location	
1 Ex1.vhd	xil_defaultlib	Synthesis & Simulation 🔹	C:/Users/Paul Gordy/Desktop/BASYS3 - Vivado/Ex1/Ex1/src	
	<u>A</u> dd F	iles A <u>d</u> d Directories	<u>C</u> reate File	
Scan and add RTL include files into	project			
Copy sources into project				
✓ Add sources from subdirectories				
Target language: VHDL 🗸	Simulator langua	ige: Mixed 🗸		
?			< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Ca	ncel

#### 5. Add Constraints

A constraints file (xdc) can be added now or later. If you have already created the constraints file (Preliminary Work for lab), it can be added as shown below. If you have not created it yet, you will need to create it first using Notepad. See the next pages to create the xdc file and then return to this page to add the file.

- <u>Add Files</u> Select Add Files and then browse to find the xdc file that was created using Notepad. The file *Basys3\_Master\_Ex1.xdc* was added in this example.
- <u>Check the box</u> Copy constraints files into project
- Select <u>Next</u>

🍌 New Project					×
Add Constraints (optional) Specify or create constraint files for physi	cal and timing constraints.				4
$ +_{2}  =  + + $					
Constraint File Locatio	n				
Basys3_Master_Lab1.xdc CitUser	's\Paul Gordy\Desktop\BASYS3 - vivado				
	Add Files	Create File			
Copy constraints files into project					
?		< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	Cancel

#### **Creating a Constraint File**

- A *constraint file* (.xdc) is a file used to assigned signals to pins on the FPGA.
- The file *Basys3\_Master.xdc* has been provided for the BASYS3. *Download this file from the course website.* The file needs to be modified (using NotePad) to assign pins to the inputs and outputs used in this example.
- This example uses a simple SOP circuit where

 $F(A,B,C,D) = \Sigma(0,1,4,5,7,8,10,14)$ = A'C' + A'BD + ACD' + B'C'D'

so we need 4 inputs switches (A,B,C,D) and one output LED (F).

- Note that there are 16 slide switches and 16 LEDs on the BASYS3 (Refer to the BASYS3 pinout shown or Figure 16 from the BASYS3 Reference Manual.
- We might select 4 of the switches and one of the LEDs as shown below. The pin numbers from the pinout on the right were used to complete the table below.

Input/ Output	BASYS3 Name	BASYS3 Pin
А	SW3	W17
В	SW2	W16
С	SW1	V16
D	SW0	V17
F	LED0	U16



#### Instructions for creating a constraints file:

- Download the file **Basys3\_Master.xdc** from the course website.
- Modify it to remove comments (#) and assign pins.
- Save it using a new name (Basys3\_Master\_Ex1.xdc in this example).



Basys3_Master_Ex1.xdc - Notepad		
File Edit Format View Help	Modified Constraint File	
## This file is a general .	xdc for the Basys3 r	rev B board
<pre>## To use it in a project:</pre>		
<pre>## - uncomment the lines co</pre>	prresponding to used	pins
<pre>## - rename the used ports</pre>	(in each line, after	r get_ports) acc
in the project		
<pre>## Clock signal #set_property PACKAGE_PIN W #set_property IOSTA</pre>	15 [get_ports clk]	ports clkl
#create clock -add	-name svs clk pin -r	period 10.00 -wa
	hame of o_ork_prin	
## Switches		
set_property PACKAGE_PIN V1	l7 [get_ports {D}	
set_property IOSTAN	IDARD LVCMOS3 <mark>3 [ge</mark> t_p	oorts {D}
<pre>set_property PACKAGE_PIN V1</pre>	l6 [get_ports {C}	
set_property IOSTAN	IDARD LVCMOS33 [get_p	ports {C}
<pre>set_property PACKAGE_PIN W1</pre>	l6 [get_ports {B}	
set_property IOSTAN	IDARD LVCMOS33 [get_p	ports {B}
set_property PACKAGE_PIN W1	7 [get_ports {A}]	
set_property IOSTA	RD LVCMOS33 get_p	oorts {A}]
#set_property PACKAGE_PIN W	L [get_ports sw[4]	]}]
#set_property 10STA	AND TO LVCMOS [get_	_ports {sw[4]}]
N	ote that signal A is	
as	signed to pin W17.	
Se	e table on previous s	lide
5		inde.
## LEDs		
set_property PACKAGE_PIN U1	6 [get_ports {F}	
set_property IOSIAN	DAKD LVCMUS33 [get_p	Drts {F}
#set_property PACKAGE_PIN E	TA [Bet_borts {Teg[]	]}] popto (lod[1])]
#sec_property 105TA	INDAIND EACLID222 [Ber]	hous {rea[r]}]

# 6. Default Part

- Add the following specifications for the BASYS3 FPGA board:
- Family: Artix-7
- **Package**: cpg236
- **Speed**: -1
- A list of parts meeting these specifications is shown. Select:
- <u>**Part**</u>: xca35tcpg236-1
- Select Next

🍌 New Project								×
<b>Default Part</b> Choose a default Xilinx part or	r board for your pi	roject. This can be	echanged later.					A
Parts   Boards								
Reset All Filters								
Category: All		✓ P	'ackage: cpg236		✓ T∈	emperature: /	All Remai	ning 🗸
Family: Artix-7		✓ S	peed: -1	1	~			
				-				
Search: Q.		~						
Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceiv
xc7a15tcpg236-1	236	106	10400	20800	25	0	45	2
xc7a35tcpg236-1	236	106	20800	41600	50	0	90	2
xc7a50tcpg236-1	236	106	32600	65200	75	0	120	2
<								>
(?)			[	< <u>B</u> ack	Next >	Ei	nish	Cancel

# 7. <u>New Project Summary</u>

- Read the summary to check for errors.
- Select *Finish*

🝌 New Project	X
	New Project Summary
HLx Editions	A new RTL project named 'Ex1-Xilinx' will be created.
	1 source file will be added.
	1 constraints file will be added.
	The default part and product family for the new project: Default Part: xc7a35tcpg236-1 Product Artix-7 Family: Artix-7 Package: cpg236 Speed Grade: -1
₹ XILINX.	To create the project, click Finish
•	< Back Next> Finish Cancel

<u>The main screen in Vivado now appears</u> – a few key features are highlighted

À Ex1-Xilinx - [C:/Users/Paul Gordy/Desktop	/BASYS3 - Vivado/Ex1/Ex1-Xilinx/Ex1-Xilinx.xpr] - Vivado 2018.2		
<u>File Edit Flow Tools Repor</u>	ts Window Layout View Help Q- Quick Access		
<pre>book   A   B   B   X   ▶</pre>	<b>μ φ Σ ± ∅ </b> ¥		
Flow Navigator 😤 🔍 🚬	PROJECT MANAGER - Ex1-Xilinx		
V PROJECT MANAGER	Sources ? _ D G X	Project Summary	
Settings			
Add Sources		Settings Edit	
Language Templates	• Ext(Ext) (Ext).vhd)	Project name: Ex1-Xillinx	Project name
👎 IP Catalog	Constraints (1)	Project location: C:/Users/Paul Gordy/Desktop/BASYS3 - Vivado/Ex1/Ex1-Xillinx	and location
N ID INTERDUTAD	✓ □ constrs_1 (1) □ Resue3 Master Labt vice	Product family: Artix-7	Type of FPGA
IP INTEGRATOR     Create Block Design	Simulation Sources (1)	Project part: xc7a35tcpg236-1	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Onen Black Design	N	Target language: VHDL	
Conorate Block Design	constraint	Simulator language: Mixed	
Generate block Design	file		
✓ SIMULATION		Synthesis	Implementation
Run Simulation	Hierarchy Libraries Compile Order	Status: Not started	Status: Not started
	Properties ? _ D 🗅 X	Messages: No errors or warnings	Messages: No errors o
✓ RTL ANALYSIS	← ⇒ 0	Part xc7a35lcpg236-1	Part xc7a35tcpg
> Open Elaborated Design		Strategy: Vivado Synthesis Defaults	Strategy: Vivado Imp
✓ SYNTHESIS	Three key steps (executed	Report Strategy: Vivado Synthesis Detault Reports	Incremental compile: None
Run Synthesis	in following slides)		
> Open Synthesized Design	in following sides	DRC Violations	Timing
	1) Synthesis	Run Implementation to see DRC results	
✓ IMPLEMENTATION	2) Implementation	Tom imprementation to see processing	
Run Implementation	3) Generate Bitstream	Utilization	Power
<ul> <li>Open Implemented Design</li> </ul>			
PROGRAM AND DEBUG	Tcl Console Messages Log Reports Design Runs ×		
Senerate Bitstream	Q ₹ ♦ 4 ≪ ▶ ≫ + %		
> Open Hardware Manager	Name Constraints Status WNS TNS WHS	THS TPWS Total Power Failed Routes LUT FF BRAMs URAM DSP Start Elaoser	I Run Strategy
	✓ ▷ synth_1 constrs_1 Not started		Vivado Synthesis Defaults (Vivado
	▷ impl_1 constrs_1 Not started		Vivado Implementation Defaults (V

## 1) Synthesis

- Under Synthesis, select Run Synthesis
- Launch Runs select OK
- **Synthesis Completed** (window will appear when completed) select **OK**

(This may take a few minutes. Is it still running? Check the upper right corner of the main screen.)

Running synth_design Cancel U Default Layout	Still running! Synthesis Complete
<ul> <li>PROJECT MANAGER</li> <li>Settings</li> <li>Add Sources</li> <li>Language Templates</li> <li>IP Catalog</li> <li>IP INTEGRATOR</li> <li>Create Block Design</li> <li>Open Block Design</li> <li>Generate Block Design</li> <li>Generate Block Design</li> <li>SIMULATION</li> <li>Run Simulation</li> </ul>	<ul> <li>Launch Runs</li> <li>Launch the selected synthesis or implementation runs.</li> <li>Launch directory: <ul> <li>&lt;</li> <li></li> <li></li></ul></li></ul>
<ul> <li>RTL ANALYSIS         <ul> <li>Open Elaborated Design</li> </ul> </li> <li>SYNTHESIS         <ul> <li>Run Synthesis</li> <li>Open Synthesized Design</li> </ul> </li> <li>IMPLEMENTATION         <ul> <li>Run Implementation</li> <li>Open Implemented Design</li> </ul> </li> <li>PROGRAM AND DEBUG         <ul> <li>Generate Bitstream</li> <li>Open Hardware Manager</li> </ul> </li> </ul>	Synthesis Completed   Image: Synthesis successfully completed.   Image: Next   Image: Synthesized Design   Image: Design   Image: Synthesized Design   Image: Design

#### 2) Implementation

- (This may run automatically after synthesis)
- Under Implementation, select Run Implementation
- Launch Runs select OK
- **Implementation Completed** (window will appear when completed) select **OK**

(This may take a few minutes. Is it still running? Check the upper right corner of the main screen.)

✓ PROJECT MANAGER	🝌 Launch Runs	×
🏟 Settings		
Add Sources	Launch the selected synthesis of implementation runs.	•
Language Templates		
👎 IP Catalog	Launch directory: Content Launch Directory>	
	Options	
Create Block Design	● Launch runs on local host: Number of jobs: 2 ~	
Onen Block Design	Generate scripts only	
Cenerate Block Design		
✓ SIMULATION Run Simulation	Don't show this dialog again     OK     Cancel	
✓ RTL ANALYSIS	Implementation Completed	
> Open Elaborated Design		
<ul> <li>✓ SYNTHESIS</li> <li>▶ Run Synthesis</li> </ul>	Implementation successfully completed. Next	
<ul> <li>Open Synthesized Design</li> </ul>	Open Implemented Design	
	<u>Generate Bitstream</u>	
<ul> <li>Run Implementation</li> <li>Open Implemented Design</li> </ul>	◯ <u>V</u> iew Reports	
	Don't show this dialog again	

#### **Documentation from the Implemented Design**

Before proceeding to step 3 where we will generate a bitstream to program the FPGA, there is some useful documentation available when we open the implemented design.

Some items include (and will be printed as part of your lab report):

- <u>Project Summary</u> Shows project and FPGA information as well as utilization (number of LUTs and number of I/Os used)
- <u>Schematic (for implemented design)</u> Shows used LUTs, input buffers, output buffers, etc.
- <u>*Package View*</u> Shows the bottom view of the FPGA showing which of the 106 pins have been used.
- <u>IO Ports</u> Shows the used inputs/outputs and the assigned pins

Additionally, if we run an RTL Simulation, we can get an additional gate-level schematic:

• <u>Schematic (for RTL simulation)</u> – Shows schematic using logic gates. Note that Aldec Active-HDL will automatically minimize logic expressions, so it is possible that the schematic may be different from what you expected (but equivalent).

#### **Project Summary**

- Select <u>Window Project Summary</u>
- Under <u>Utilization</u> Select *Table*

Settings       Edd         Projed name:       E1-Xillix         Projed name:       CAtasexPaul CordyDestopBASYS3 - WradoExtExt-Xillix         Projed toation:       Adu-7         Projed pat:       xc7a30cpg226-1         Top module name:       E11         Target nanguage:       Wited         Status:       Complete         Mesages:       1 used         Status:       Complete         Mesages:       1 waning         Part       xc7a35cpg236-1         Status:       Complete         Mesages:       1 waning         Part       xc7a35cpg236-1         Status:       Complete         Mesages:       1 waning         Part       xc7a35cpg236-1         Status:       Vado Implementation Dutauts         Report Stategr:       Vado Implementation Dutaut Reports         Stategr:       Vado Implementation Dutaut Reports         Implemented DRC Report       Select Table         Utilization       Pest-Synthesic         Valuation       Available         Utilization       Available         Utilization       Pest-Synthesic         Post-Synthesic       Post         Table	Package × Device × Schematic × Timing Constraints × Package (2	2) × Project Summary ×	
Project name:       E1-XXIIIX         Project name:       E1-XXIIIX         Project name:       CAUsersPaul GordyDesktopEASYS3 - VivadoEtTExt-XXIIIX         Project name:       Ext and the state of	Settings Edit		
Synthesis       Implementation         Status:       Complete         Messages:          • 1 warning         Part       xc7a33tcpg23e-1         Strategy:       Vivado Synthesis Defaults         Report Strategy:       Vivado Synthesis Default Reports         DRC Violations       Strategy:         Summary:          • 1 warning          Implemented DRC Report       Select Table          Utilization       Post-Synthesis         Post-Synthesis       Post-Synthesis         Vilization       Available         Utilization       Available         Utilization       Available         Utilization          Available         Utilization          Available         Utilization          Available         Utilization          Available         Utilization          Available         Utilization          Available         Utilization          Available         Utilization          Available         Utilization          Available         Utilization          Available         Uver          Sla 2'C (10.0V)         Elective 3JA:          So 2'	Project name:       Ex1-Xilinx         Project location:       C:/Users/Paul Gordy/Desktop/BASYS3 - Vivado/Ex1/Ex1-Xilinx         Product family:       Artix-7         Project part:       xc7a35tcpg236-1         Top module name:       Ex1         Target language:       VHDL         Simulator language:       Mixed	Some important results: • 1 of 20800 LUTs used (0.0 • 5 of 106 Inputs/Outputs	)1%) used (4.72%)
Status: <ul> <li>Complete</li> <li>Messages:</li> <li>I training</li> </ul> Status: <li>Complete</li> Part         x:7a38tcpg236-1         Status: <li>Part</li> Strategy:         Vivado Synthesis Defaults         Beards:         Vivado Implementation Default Reports           Report Strategy:         Vivado Synthesis Default Reports         Brategy:         Vivado Implementation Default Reports           Summary: <ul> <li>Implemented DRC Report</li> <li>Select Table</li> <li>Worst Negative Stack (WNS):</li> <li>NA</li> <li>Implemented DRC Report</li> </ul> Utilization         Post-Synthesis         Post-Implementation %         Na           Implemented Timing Report         Vivatiable         Utilization %         Na           ILUT         1         20000         0.011         Trema Margin:         532 v: (10.8 W)           Incremental agine:         5 o: 0.05         0.011         Trema Margin:         532 v: (10.8 W)	Synthesis	Implementation	
DRC Violations       Timing         Summary: ① 1 warning Implemented DRC Report       Worst Negative Slack (WNS): NA Total Negative Slack (TNS): NA Number of Failing Endpoints: NA Total Number of Failing Endpoints: NA Total Number of Endpoints: NA Implemented Timing Report         Utilization       Post-Synthesis   Post-Implementation Graph Table       Power         Implemented Timing Report       Total On-Chip Power: 1.353 W Junction Temperature: 31.8 °C         Implemented Timing Report       Sa 2 °C (10.6 W)         Implemented Timing Report       Junction Temperature: 31.8 °C         Implemented Timing Report       Sa 2 °C (10.6 W)         Implemented Timing Report       Junction Temperature: 31.8 °C         Implemented Sa 2 °C (10.6 W)       Effective 3JA: 5.0 °C/W         Power supplied to off-chip devices: 0 W       Power supplied to off-chip devices: 0 W	Status:       ✓ Complete         Messages:       1 warning         Part       xc7a35tcpg236-1         Strategy:       Vivado Synthesis Defaults         Report Strategy:       Vivado Synthesis Default Reports	Status:       ✓ Comp         Messages:       • 3 warr         Part:       xc7a3         Strategy:       Vivado         Report Strategy:       Vivado         Incremental compile:       None	lete hings 5tcpg236-1 Implementation Defaults Implementation Default Reports
Summary: Implemented DRC Report       Worst Negative Slack (WNS):       NA         Sclect Table       Number of Failing Endpoints:       NA         Number of Failing Endpoints:       NA         Implemented Timing Report       Total Number of Endpoints:       NA         Utilization       Post-Synthesis       Post-Implementation       Power         Implemented Timing Report       Instrumented Timing Report       Instrumented Timing Report         Implemented Timing Report       Vilization       Instrumented Timing Report       Instrumented Timing Report         Implemented Timing Report       Instrumented Timing Report       Instrumented Timing Report       Instrumented Timing Report         Implemented Timing Report       Implemented Timing Report       Instrumented Timing Report       Instrumented Timing Report         Implemented Timing Report       Implemented Timing Report       Implemented Timing Report       Implemented Timing Report         Implemented Timing Report       Implemented Timing Report       Implemented Timing Report       Implemented Timing Report         Implemented Timing Report       Implemented Timing Report       Implemented Timing Report       Implemented Timing Report         Implemented Timing Report       Implemented Timing Report       Implemented Timing Report       Implemented Timing Report         Implemented Timing Report <td>DRC Violations</td> <td>Timing</td> <td></td>	DRC Violations	Timing	
Vtilization     Post-Synthesis     Post-Implementation     Power       Graph     Table       Resource     Utilization     Available     Utilization %       LUT     1     20800     0.01       IO     5     106     4.72	Summary: 1 warning Implemented DRC Report	Select Table Worst Negative Slack (WNS): Total Negative Slack (TNS): Number of Failing Endpoints: Total Number of Endpoints: Implemented Timing Report	NA NA NA
GraphTableTotal On-Chip Power:1.353 WResourceUtilizationAvailableUtilization %Junction Temperature:31.8 °CLUT1208000.01Thermal Margin:53.2 °C (10.6 W)IO51064.72Power supplied to off-chip devices:0 W	Utilization	Post-Synthesis   Post-Implementation Power	
	ResourceUtilizationAvailableLUT11IO5	Graph Table Total On-Chip Power: Junction Temperature: Thermal Margin: 20800 0.01 106 4.72 Power supplied to off-chip devic	1.353 W 31.8 °C 53.2 °C (10.6 W) 5.0 °C/W es: 0 W

## **Schematic (from implementation)**

- Shows used LUTs, input buffers, output buffers, etc. LUT4 means that the LUT has 4 inputs.
- Under **<u>Open Implemented Design</u>** select **<u>Schematic</u>**



# **Package View**

- Shows the bottom view of the FPGA where you can see which of the 106 pins have been used. Note that the pins are arranged in columns 1-19 and rows A-W.
- Under <u>Layout</u> select <u>I/O Planning</u>
- This example used the following pins. *Zoom in on these pins* (see next page).

Input/ Output	BASYS3 Pin
Α	W17
В	W16
С	V16
D	V17
F	U16

Package × Device × Schematic × Timing Constrai	aints ×	
$\Leftarrow   \Rightarrow   \bigcirc   \bigcirc   \bigotimes   \bigotimes   \bigcirc  $		
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 1	5 16 17 18 19
A	÷ • • + • + • + • = s s • •	
в		
c	+ + + + + + G C C + C S S + ■	
F		
F	÷ ÷ •	+ • +
G	+ + + + + +	
н		
Zoom in on the area		
with the assigned		
M nins See table		+
P		
R T		
U		
v		
w		
v w		

#### **Package View – (continued)**

• Note that you can see the signal names A,B,C,D,F after zooming in.



#### **I/O Ports**

- Shows the used inputs/outputs and the assigned pins
- Select <u>Window I/O Ports</u>
- Expand <u>scalar ports</u> to see the signals used

# Summary of the use Inputs/Outputs and the assigned pins

Tcl Console	Messages Log Re	orts Desig	n Runs Timin	g Pow	er D	RC Pa
Q   ¥   ♦						
Name	Direction	Neg Diff Pair	Package Pin		Fixed	Bank
🗸 🖙 All ports (	5)					
🗸 🗟 Scalar	ports (5)					
🕑 A	IN		W17	~	$\checkmark$	14
🕑 В	IN		W16	~	$\checkmark$	14
🕑 C	IN		V16	~	$\checkmark$	14
🕑 D	IN		V17	~	$\checkmark$	14
🗹 F	OUT		U16	~	$\checkmark$	14

#### Schematic (from RTL Analysis)

- Under <u>**RTL Analysis**</u>, select *Open Elaborated Design*
- (Select *Yes* and *OK* if the two windows below appear)
- Select *Schematic* (schematic is shown on the next slide)





#### 3) Generate the bitstream (to program the FPGA)

Recall that there are three ways to program the FPGA (we will use the first two methods): A) <u>Program the FPGA directly</u>

- Jumper JP1 must be moved to the middle position (JTAG).
- A *bit file* will be download into the FPGA using the USB-JTAG input.
- The FPGA is SRAM-based (volatile memory), so the design will be lost as soon as the BASYS3 is powered down.

### B) Program the FPGA using non-volatile serial (SPI) flash memory on the BASYS3 board

- Jumper JP1 must be originally in the middle position (JTAG).
- A *binary file* will be downloaded into the FPGA using the USB-JTAG input.
- The BASYS3 board must be powered down.
- Jumper JP1 must then be moved to the top middle position (QSPI).
- Now every time the BASYS3 board is powered up or the reset button is pushed, the FPGA will be reprogrammed from the onboard flash memory.

C) Program the FPGA using a USB memory device attached to the USB HID port

• Jumper JP1 must be moved to the bottom position (USB). We will not use this method.

#### Methods A and B will be covered in the following pages.

#### **Programming the FPGA**

Before we generate the bitstream to program the FPGA, we need to connect it to the computer.

- <u>USB Cable</u>: Connect the BASYS3 board to the computer using a USB cable.
- Jumper JP2: Move Jumper JP2 to the USB position (not Ext) as we will power the board via the USB instead of using an external power source.
- <u>Power</u>: Turn on the power switch.
- <u>Jumper JP1</u>: Move Jumper JP1 to the middle (JTAG) position.
- <u>Done LED</u>: Turns on once the design has been downloaded into the BASYS3 board



#### **Generate the bitstream** – Method A: Program the FPGA directly

- Check to be sure that Jumper JP1 has been moved to the middle position (JTAG).
- Under **Program and Debug** (scroll down in the Flow Navigator), select Generate Bitstream



- If the <u>Launch Runs</u> window appears, select **OK**.
- This may take a while to run. Check the status in the upper right corner of the screen.



• <u>Bitstream Generation Completed</u> (window will appear when completed) - select **OK**.

Bitstream Generation Completed	×	
Bitstream Generation successfully completed.		
Over the second sec		
Open Hardware Manager		
O Generate Memory Configuration File		
Don't show this dialog again		
OK Cancel	]	

• When it finishes it makes a bit file that will be downloaded into the FPGA (this image is just shown for reference)



• Under **Program and Debug**, select **Open Hardware Manager** 



• After opening the <u>Hardware Manager</u>, you may see the window below with the message: *No hardware target is open.* 



• Under **Program and Debug** (or in the **Hardware Manager** window), select **Open Target** 



#### **<u>Generate the bitstream</u> – <u>Method A (continued)</u>**

• Select *Auto Connect* (use either window below)



• Select *Program Device* 

HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210183A6F78DA		
There are no debug cores. Program device	ce Refresh device	
· · · · · · · · · · · · · · · · · · ·		
Hardware	? _ 🗆 🖒 X	
Q   ¥   ♦   ∅   ▶   ≫   ■	¢	
Name	Status	
V 📱 localhost (1)	Connected	
✓ ■ xilinx_tcf/Digilent/210183A6F7	Open	
✓ ⊕ xc7a35t_0 (1)	Not programmed	
1 XADC (System Monitor)		

• Select *Program* (note that the file Ex1.bit was automatically filled in for the Bitstream file)

🝌 Program Device	×	<
Select a bitstream prog select a debug probes f programming file.	ramming file and download it to your hardware device. You can optionally file that corresponds to the debug cores contained in the bitstream	
Bitstre <u>a</u> m file:	//Desktop/BASYS3 - Vivado/Ex1/Ex1-Xilinx/Ex1-Xilinx.runs/impl_1/Ex1.bit 💿 \cdots	
Debu <u>q</u> probes file:		
✓ Enable end of st	artup check	
?	<u>Program</u> Cancel	

#### **<u>Generate the bitstream</u> – <u>Method A (continued)</u>**

• The Hardware Manager should now indicate that the FPGA has been *Programmed*.

HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210183A6F78DA			
There are no debug cores. Program device	ce Refresh device		
Hardware	? _ 🗆 🖒 ×		
Q   ¥   \$   \$   ▶   ≫   ■	٥		
Name	Status		
V localhost (1)	Connected		
✓ ■ xilinx_tcf/Digilent/210183A6F7	Open		
<ul> <li>v (1)</li> <li>xc7a35t_0 (1)</li> </ul>	Programmed		
T XADC (System Monitor)			

• Test the FPGA (move slide switches SW3 – SW0 corresponding to inputs A-D and view the output F on LED0. Recall that  $F(A,B,C,D) = \Sigma(0,1,4,5,7,8,10,14)$  for this example.

Recall that the FPGA is SRAM-based (volatile memory), so *the design will be lost* when you turn off the BASYS3 board or press the Reset button on the BASYS3 board.

- *Press the Reset button* on the FPGA board. Test the output for several input combinations and verify that it no longer produces the output.
- **Turn Off the BASYS3 board**. You will see that the Hardware Manager noticed the loss of connection to the FPGA. Turn the FPGA board back on and once again select *Program Device* to reprogram the FPGA. Verify that the output on LED0 is correct again. (If you clicked OK on the window below, you may need to Open the target again)



#### **<u>Generate the bitstream</u> – <u>Method B: Program the FPGA using serial flash memory</u>**

- *Jumper JP1*: Move it originally be in the middle position (JTAG). (It will be moved to a different position shortly.)
- This method requires creating a bin file rather than a bit file as follows:
- Right-click on *Generate Bitstream* and select *Bitstream Settings*

Y PROGRAM AND DEB	UG
Senerate Bitstro	
✓ Open Hardw	Bitstream Settings

• <u>Check the box</u> next to -bin\_file and then select OK

À Settings			×
Q- Project Settings	Bitstream Specify various settings related to writing bitstream	4	
General Simulation	Ote: Additional bitstream settings will be available once you open an implemented designation of the set of	jn.	-
Elaboration	✓Write Bitstream (write_bitstream)		
Synthesis	tcl.pre		
Bitstream	tcl.post		
> IP	-raw_bitfile		
Tool Sottings	-mask_file		
Project IP Defaults	-no binary biffile -bin_file -readback_file		
Display	-logic_location_file		
WebTalk	-verbose		
Help	More Options		
<ul> <li>&gt; Text Editor 3rd Party Simulators</li> <li>&gt; Colors Selection Rules Shortcuts</li> <li>&gt; Strategies</li> <li>&gt; Window Behavior</li> </ul>	_bin file		
	-bin_life Write a binary bit file without header (.bin).		
(?)	OK Cancel <u>Apply</u> <u>R</u>	estore	

- Close the <u>Hardware Manager</u> if currently open.
- Under Program and Debug, select Generate Bitstream



• If the **<u>Bitstream Generation Completed</u>** window appears, select **OK**.

Bitstream Generation Completed			
Bitstream Generation successfully completed.			
Over the second sec			
O Open Hardware Manager			
O Generate Memory Configuration File			
Don't show this dialog again			
OK			

Note that a <u>bin file</u> has been created. This image is just shown for reference, but you will need to know the location of this file later. It should be in the /YourProjectFolder/YourFileName.runs/impl\_1/ folder. (in this example in the /Ex1-Xilinx/Ex-Xilinx.runs/impl\_1/ folder)

This PC > Desktop > BASYS3 - Vivado > Ex1 > Ex1-Xilinx > Ex1-Xilinx.runs > impl_1				
	Name	Date modified	Туре	Size
	Ex1.bin	10/22/2018 10:15	BIN File	2,141 KB
A.	Ex1.bit	10/22/2018 10:15	BIT File	2,141 KB
1	Ex1.tcl	10/22/2018 10:13	TCL File	3 KB

As shown earlier under Method A:

- Under **Program and Debug**, select **Open Hardware Manager**
- Under **Program and Debug** (or in the **Hardware Manager** window), select **Open Target**
- Select *Auto Connect*
- You should now see that the hardware is connected



- *Right- click on the FPGA* (xc7a35t\_0) and select *Add Configuration Memory Device* 
  - When the **Add Configuration Memory Device** window opens:
    - <u>Manufacturer</u> Select <u>Spansion</u>
    - <u>Density</u> Select <u>32MB</u>
    - <u>Name</u> Select <u>s25fl032p-spi-x1\_x2\_x4</u>
    - Select **OK**.

Hardware		? _ 0 6	Add Configuration Memory Device
Q   ₹   \$   \$	▶   ≫   ■		1 Choose a configuration memory part. This can be changed later.
Name		Status	Device:   xc7a35t 0
V localhost (1)		Connected	
✓ Zorian vilinx_tcf/Di	gilent/210183A6F7	Open	Filter
✓ (i) xc7a <sup>251</sup> 0 (4) Not programmed.		Notprogrammed	Manufacturer Spansion V Type All V
1 X/	Hardware Device P	roperties	Density (Mb) 32 V Width All V
Program Device Verify Device			Select Configuration Memory Part
			Name Part Manufact Alias Family Type Density (
	Add Configuration M	lemory Device	y szolucozp-spi-x1_x2_x4         szolucozp         spansion         szolucozp         spi         32           I solucozp-spi-x1_x2_x4         s25/l132k         Spansion         s25/l132k         spi         32
<	Boot from Configura	ation Memory Device	Image: Concelered and the second s

(The 32MB serial flash memory on the BASYS3 is made by Spansion)

• Do you want to program the configuration memory device now? Select **OK** 



#### Program Configuration Memory Device window:

- *Select* ... to find the bin file
- Select the **bin file**. The file and path should appear
- .../*Ex1-Xilinx/Ex-Xilinx.runs/impl\_1/Ex1.bin* for this example
- Select **OK**

A Program Configuration Memory Device X			
Select a configuration file and set programming options.			
Memory Device:			
PRM file: State of non-config mem I/O pins: Pull-none ✓ Program Operations			
Address Range: Configuration File Only ~			
<ul> <li>✓ Erase</li> <li>Blank Check</li> <li>✓ Program</li> <li>✓ Yerify</li> <li>Verify Checksum</li> </ul>			
SVF Options			
SVF File:			

- It may take a few minutes to program the flash memory and then the <u>Program</u> <u>Flash</u> window will appear
- Select **OK**

🝌 Progra	am Flash	×
0	Flash programming completed successfully.	

You might get an error message like the one below about the memory chip selected because apparently some of our BASYS3 boards use the Spansion flash memory chip and some use the Macronix flash memory chip.

• If this message occurs, select *OK*. (If not skip ahead to <u>In order to use the design loaded</u> <u>into flash memory:</u>)

intervention Alexandre Ale	×
There was one error message while Program Configuration Memory Device.	
[Labtools 27-3291] Flash Programming Unsuccessful. Part selected s25fl032p, but part mx25l3233f detected.	
OK Open Messages View	]

• Right-click on the Spansion memory device (s25fl032p-spi-x1\_x2\_x4) and select *Remove Configuration Memory Device* 



- *Right- click on the FPGA* (xc7a35t\_0) and select *Add Configuration Memory Device* 
  - When the **Add Configuration Memory Device** window opens:
    - <u>Manufacturer</u> Select <u>Macronix</u>
    - <u>Density</u> Select <u>32MB</u>
    - <u>Name</u> Select *mx2513233f-spi-x1\_x2\_x4*
    - Select **OK**.

٠

Hardware	2 [] []	Add Configuration Memory Device X
		Choose a configuration memory part. This can be changed later.
Name	Status	Device: @ xc7a35t_0
✓ I localhost (1) Connected		Films
✓ ≝∅ xilinx_tcf/Digilent/210183A6F7 Open		
✓ ④ xc7a <sup>254</sup> 0.(4) Not program		Density ( <u>Mb</u> ) 32 V Width All V
1 X/ Hardware Device	Properties	Reset All Filters
Program Device Verify Device		Select Configuration Memory Part
C Refresh Device		Name         Part         Manufact         Alias         Family         Type         Density (.           Ik mv26/22226 cpi x1 x2 x4         mv26/22226         Macropix         mv26/2222         according         mv26/2222         according         mv26/2222         according         mv26/2222         according         mv26/2222         according         mv26/2222         mv26/22222         mv26/2222         mv26/2222         mv26/2222         mv26/2222         mv26/2222         mv26/2222         mv26/2222         mv26/22222         mv26/2222         mv26/2
Add Configuration	Memory Device	V         micelocol         micelo
Boot from Config	uration Memory Device	
		?     OK     Cancel

• Do you want to program the configuration memory device now? Select **OK** 



## **Program Configuration Memory Device** window:

- *Select* ... to find the bin file
- Select the **<u>bin file</u>**. The file and path should appear
- .../*Ex1-Xilinx/Ex-Xilinx.runs/impl\_1/Ex1.bin* for this example
- Select **OK**

🝌 Program Configuration Memory Device 🛛 🗙		
Select a configuration file and set programming options.	<ul> <li>It may take a few minutes to program the flash memory and then the <u>Program</u> <u>Flash</u> window will appear</li> </ul>	
Memory Device: @s25fl032p-spi-x1_x2_x4	• Select <b>OK</b>	
Configuration file do/Ex1/Ex1-Xilinx/Ex1-Xilinx.runs/impl_1/Ex1.bin	🝌 Program Flash 🛛 🗙	
PR <u>M</u> file:	Elash programming completed successfully	
State of non-config mem I/O pins: Pull-none 🗸		
Program Operations	ОК	
Address Range: Configuration File Only ~		
✓ Erase		
Blank Check Select to		
✓ Program Find the bin file		
✓ <u>V</u> erify		
Verify <u>C</u> hecksum		
SVF Options		
Create <u>SVF</u> Only (no program operations)		
SVF File:		
OK         Cancel         Apply		

#### In order to use the design loaded into flash memory:

- **<u>Power</u>**: Power off the Basys3 board
- **JP1 Jumper**: Move the jumper from JTAG to QSPI
- **<u>Power</u>**: Power back on the BASYS3 board
- Wait for LED: After a few seconds the Done LED will turn on indicating that your decoder design has been automatically loaded into the FPGA from the serial flash.
- <u>**Testing</u>**: Test the FPGA (move slide switches SW3 SW0 corresponding to inputs A-D and view the output F on LED0. Recall that  $F(A,B,C,D) = \Sigma(0,1,4,5,7,8,10,14)$  for this example.</u>

Try it again:

- Press Reset or turn the BASYS3 off and on again
- Wait for LED: After a few seconds the *Done LED* will turn on indicating that your decoder design has been automatically loaded into the FPGA from the serial flash.
- <u>Testing</u>: Test the FPGA (move slide switches SW3 SW0 corresponding to inputs A-D and view the output F on LED0. Recall that F(A,B,C,D) = Σ(0,1,4,5,7,8,10,14) for this example.